



## Ecole de microélectronique et microsystèmes 16-19 mai 2011, Fréjus

# 3D-IC Integration Developments & Cooperations for servicing

**Kholdoun TORKI**

Kholdoun.Torki@imag.fr

**CMP**

46, Avenue Félix Viallet,  
38031 Grenoble, France

<http://cmp.imag.fr>

- **Introduction & Motivation for 3D-IC**
- **Process overview**
- **Partnership for MPW runs service**
- **3D-IC Design Platform**
- **Conclusion**

# 3D-IC Integration : Not a New Story

Akasaka, Y., and Nishimura, T., "Concept and Basic Technologies for 3-D IC Structure"  
 IEEE Proceedings of International Electron Devices Meetings, Vo. 32, **1986**, pp. 488-491.




Fig.8 a-Si photo sensor and processing circuits in 3-staked layers (after Mihashi)




Fig.1 Schematic drawing of 3-D IC consisting of monolithic multi-layer structure.





Fig.4 SEM cross sectional photograph and schematic drawing of planarized triply-stacked IC structure.

# 3D-IC Integration : The Other Path for Scaling




Source IBM <http://www.research.ibm.com/journal/rd/526/knickerbocker.html>

- Moore's law by scaling conventional CMOS involves huge investments.
- 3D IC processes : An opportunity for another path towards continuing the scaling, involving less investments.
- Like for conventional CMOS, infrastructures are needed to promote 3D-IC integration, making it available for prototyping at "reasonable" costs.

# Two Worlds with Different Integration Approaches

## “Monolithic”

Distributing a whole system across several tiers




3D-IC TSV Stacked Memory




3D-IC face to face



3D-IC TSV integrated




Heterogeneous Multi layer  
3D-IC TSV integrated




Silicon Interposer to high  
Integrated MCM



Substrate based  
Module (PCB)



Multi-Chip Module



Die to Die Integrated package

## “Discrete”

Assembly of “Known Good Dies”

# Which Design Methodology ?

- Discrete : **3D packaging, stacked dies, ...**

- 1- Design a whole system.
- 2- Split it in subsystems.
- 3- Place the subsystems as predefined “Known Good Dies” (IPs).
- 4- Determine and place the interfaces in between.
- 5- The system is done

- Monolithic : **3D-IC Integration**

- 1- Design a whole system.
- 2- Split it in subsystems.
- 3- Determine and place the interfaces in between.
- 4- Generate and Place the subsystems in between the interfaces.
- 5- The system is done





Here comes the difference : The “key” for a true 3D-IC Integration

# SiP versus 3D-IC

Why TSV Interconnection?

TSV (Through-Silicon-Via) electrodes can provide vertical connections that are both the shortest and the most plentiful.




TSV interconnects provide solutions to many limitations of current SiP and Chip Stacking methods.

# 3D-IC Applications


# Industrial Applications

- There are two 3D areas that are receiving a lot of attention.
  - Stacked memory chips and memory on CPU
    - IBM expected to provide samples later this year
    - Both IBM and Samsung could be in production next year (2008)
  - Imaging arrays (pixelated devices)
    - Working devices have been demonstrated by MIT LL, RTI, and Ziptronix
    - Much work is supported by DARPA
- Pixel arrays offer the most promise for HEP projects.


< NAND 8 Stacked Memory Card >



< NAND 12 Stacked Memory Card >







Samsung - 30 um  
laser drilled vias  
in 70um chips




## Expected feedback from 3D for SLHC


## ATLAS Pixel Front End size



# Large Systems Benefits from 3D-IC Integration



Final layout view of 3D LDPC structure.



Post-layout power of the LDPC decoder (2D vs 3D).

"Implementing a 2-Gbs 1024-bit  $\frac{1}{2}$ -rate Low-Density Parity-Check Code Decoder in Three-Dimensional Integrated Circuits"

Lili Zhou, Cherry Wakayama, Robin Panda, Nuttorn Jangkrajarn, Bo Hu, and C.-J. Richard Shi  
University of Washington

International Conference on Computer Design, ICCD, Oct. 2007

## Comparison between 3D and 2D designs


	2D design	3D design
Area (mm*mm)	$18.238*15.92 = \mathbf{290.35}$	$(6.4*6.227)*3 = \mathbf{119.56}$
Total wire length (m)	<b>182.42</b>	$22.39+22.57+22.46 = \mathbf{67.42}$
Max WL before buffer insertion (mm)	<b>13.82</b>	<b>8.68</b>
Max WL after buffer insertion (mm)	<b>4</b>	<b>4</b>
Buffer used	<b>32900</b>	<b>24636</b>
Clock skew (ns)	<b>2.33</b>	<b>1</b>
Power dissipation (mw)	<b>646.2</b>	<b>260.2</b>

Performance Factor (Area \* Timing \* Power) = 14

- R8051 CPU
  - 80MHz operation; 140MHz Lab test (VDD High)
  - 220MHz Memory interface
- IEEE 754 Floating point coprocessor
- 32 bit Integer coprocessor
- 2 UARTs, Int. Cont., 3 Timers, ...
- Crypto functions
- 128KBytes/layer main memory

- **5X performance**
- **1/10<sup>th</sup> Power**


Source Tezzaron (2004)



- **Pixel array for Particle detection (HEP community)**  
(Pixel sensor + Analog + Digital + Memory + high speed I/Os)
- **CMOS Image Sensor (Sensor + Processor + Memory)**
- **3D stacked Memories (Flash, DRAM, etc...)**
- **Multi-cores Processor + Cache Memory**
- **NoC (Network on Chip)**
- **Processor + DRAM + RF + MEMS + Optical communication + ...**

# Design Methodology

The more design automation is performed on the 3<sup>rd</sup> dimension,  
the more is the 3D-IC Integration.



# **CMC-CMP-MOSIS Collaboration**

# Global Activities in 3D Integration

Irvine Sensors

IBM

Intel

Texas Instruments

Vertical Circuits

Amkor

Tessera

Tezzaron

Tru-Si Technologies

Rensselaer Institute

University of Arkansas

Sandia National Labs

MCNC-RDI (RTI)

MIT

Ziptronix



Ecole Polytechnique Paris - 3D Technical  
Symposium; November 2007

Page 12

**SEMITOOL®**

## CMC / CMP / MOSIS partnering for 3D-IC process access

- Stimulate the activity by sharing the expenses for manufacturing.
- Join forces for the technical support, and dedicate the roles for each partner.
- Make easier the tech support for local users respectively by each local center.
- Because there is no standard for the 3D-IC integration, it is urgent to setup an infrastructure making possible a broad adoption of 3D-ICs. That will have a beneficial effect on prices, more frequent MPW runs, and more skilled engineers.

# CMC-CMP-MOSIS partnering on 3D-IC



**CMP/CMC/MOSIS partner to introduce a 3D-IC process**

**Grenoble, France, 22 June 2010, CMP/CMC/MOSIS** are partnering to offer a 3D-IC MPW service based on Tezzaron's SuperContact technology and GLOBALFOUNDRIES 130nm CMOS.

The first MPW run is scheduled to 31 May 2011:

- 2-tier face-to-face bonded wafers
- 130nm CMOS process for both tiers
- Top tier exposing TSV and backside metal pads for wire bonding.

A design-kit supporting 3D-IC design with standard-cells and IO libraries is available.

Further MPW runs will be scheduled supporting process flavors (multiple tiers beyond 2, different CMOS flavors for different tiers, ...) driven by user requirements.

Potential users are encouraged to contact **CMP** for details : [cmp@imag.fr](mailto:cmp@imag.fr)


# CMC - CMP - MOSIS Cooperation

- CMC supporting Canadian Customers
- CMP supporting European Customers
- MOSIS supporting US Customers



# **Tezzaron 2-Tier Process (130nm CMOS)**

## **Process Overview**




**Starting wafer in 130nm (5 Cu metal layers + 6<sup>th</sup> Cu metal as DBI)**


Source Tezzaron

# Tezzaron Process Flow for TSV and DBI (using Via Middle process)

CNRS – INPG – UJF




# A Closer Look at Wafer-Level Stacking




Source Tezzaron

## Next, Stack a Second Wafer & Thin:




Source Tezzaron

# Resulting 2-tier 3D-IC integration TSV and DBI (Via Middle Process)



Source Tezzaron

# Resulting 2-tier 3D-IC integration TSV and DBI (Via Middle Process)




Source Tezzaron

## 3D-IC MPW runs


# 3D-IC MPW Initial Infrastructure

First MPW Run organized by FermiLab using an Industrial Process



# 3D Consortium : 1st MPW run


## MPW Full Frame



Source FermiLab (3D Consortium Meeting)


# 3D-IC MPW Infrastructure

CMC-CMP-MOSIS partnering to offer 3D-IC MPW runs



**Critical mass will allow frequent MPW runs and low pricing**

# CMP/MOSIS/CMC : 1st MPW run



**MPW run deadline : May 31<sup>st</sup>, 2011**

# 3D-IC Design Platform

- The Design Platform is modular. It has all features for full-custom design or semi-custom automatic generation design.
  - **PDK** : *Original PDK from GF + (TSV / DBI) definition*
  - **Libraries** : *CORE and IO standard libraries from ARM*
  - **Memory compilers** : *SPRAM, DPRAM and ROM from ARM*
  - **3D-IC Utilities** : *Contributions developments embedded in the platform*
  - **Tutorials, User's setup.**
- All the modules inside the platform refer to a unique variable, making it portable to any site. The installation procedure is straightforward.
- Support of CDB and OpenAccess databases.

## Design documents included in the platform

BacksideBondPads1_1.pdf	Tezzaron Backside Bond Pad Rules (rev. 1.1 / 4 June 2009)
Bond_Interface_Rules_1_0.pdf	Bond Interface Rules (rev. 1.0 / 18 July 2007)
MPW100109_Design_Guide_8.pdf	MPW100109 Design Guide (rev. 8 / 11 Feb. 2010)
SuperContact_Rules_2_11.pdf	SuperContact Rules (rev. 2.1 / 29 Jan 2008)
mpwMemSpec1_5.pdf	MPW100109 Memory specifications (rel. 1.5 / 16 Feb. 2010)
yi_108_dr001_1t.pdf	Release notes of the 130nm CMOS Design Rules Manual (version 1T)
yi_108_dr001_1t_oct2010.pdf	130nm CMOS Design Rules Manual (version 1T / Oct. 2010)
yi_108_ep004_1d.pdf	Release notes of the 130nm CMOS Electrical Parameters (version 1D)
yi_108_ep004_rev_1d.pdf	130nm CMOS Electrical Parameters (version 1D / 19 March 2010)

Black : GlobalFoundries Design Documents

Blue : Tezzaron Design Documents

Red : Tezzaron Design guide

# PDK Tezzaron / GlobalFoundries

chrt13lprf\_DK009\_Rev\_1D (Version issued in Q1 2011)

assura  
calibre  
**cds\_cdb**  
**cds\_oa**  
doc  
**eldo**  
hercules  
**hspice**  
**prep3DLVS**  
skill  
**spectre**  
strmMaptables\_ARM  
strmMaptables\_Encounter

**assura:**  
FILLDRC  
LVS  
QRC

**calibre:**  
3DDRC  
3DLVS  
DRC  
FILLDRC  
calibreSwitchDef

**hercules:**  
DRC  
LVS  
STAR\_RCXT


# Collaborative Work to the Design Platform

HEP labs contributing with Programs, Libraries, and Utilities. All included in the Design Platform

- DBI (direct bonding interface) cells library. (FermiLab)
- 3D Pad template compatible with the ARM IO lib. (IPHC)
- Preprocessor for 3D LVS / Calibre (NCSU)
- Skill program to generate an array of labels (IPHC)
- Calibre 3D DRC (Univ. of Bonn)
- Dummies filling generator under Assura (CMP)
- Basic logic cells and IO pads (FermiLab)
- Floor-planning / automatic Place & Route using DBIs, and TSVs (CMP)
- Skill program generating automatically sealrings and scribes (FermiLab)
- MicroMagic PDK (Tezzaron/NCSU)


# Virtuoso Layout Editor with 3D layers and verification

## Virtuoso from Cadence IC 5.1.41






# Customized Menu with some utilities


## Virtuoso from Cadence IC 6.1.4




# Utility to change automatically from GF colors to new colors




# Libraries from Providers and Users



# ARM / Artisan Digital CORE Libraries




# ARM / Artisan Digital & Analog IO Libraries




# IPHC Contribution for 3D-IC IO Libraries

Pad shell (or envelop) containing TSV and DBI allowing using the ARM IO libraries in 3D-IC designs




# IPHC Contribution for 3D-IC IO Libraries

Pad shell (or envelop) containing TSV and DBI allowing using the ARM IO libraries in 3D-IC designs




# IPHC Contribution for 3D-IC IO Libraries

Pad shell (or envelop) containing DBI and TSV connecting the pad to the backside bonding pad




# FermiLab Digital Library


## Basic custom digital cells and IO pads



# Virtuoso / Calibre 3D DRC Interactive Menu




# Virtuoso / Calibre DRC Interactive Menu



**Setting switches  
graphically**


# Virtuoso / Calibre LVS Interactive Menu




# True 3D Mask Layout Editor

Technology Files fully supported by Tezzaron


## MicroMagic MAX-3D



# MicroMagic 3D viewer



# MicroMagic 3D crossection



## System Level Partitioning

Design exploration at system level

## 3D Floor-Planning DBI, TSV, IO placement

Design exploration at the physical level  
DBI, TSV, and IO placement & optimization

## Automatic Place & Route

Cells and blocks place & route can be done tier by tier

## Extraction, Timing Analysis


To be done for each tier, then combined for back-annotation to the 3D top level system

## Physical verification 3D DRC, 3D LVS


## Dummies Filling

## Final 3D DRC

Similar to the full-custom design flow



- Encounter natively refuses to make the routing for pins on DBIs.
- Custom scripts solved the problem. It's a workaround.
- The resulting layout is compliant to the Tezzaron DRC, LVS etc ...




DBI array generation + P&R

DBI completely routed down to the lower metal layers

Saving the floor plan for the bottom tier, and apply it for top tier so the automatic Place & Route run the placement and routing taking into account the DBI locations.

The place & route for both tiers is optimal for timing, buffer sizing and power performance.



**This should result in a “correct by construction” design.**


## ➤ Create Bump Array

**Floorplan > Flip Chip > Create bump Array...**

Specify the array Name, number of bumps, pitch, ...  
Then click OK.

To save an IO file with this bump array choose the following menu:


**Design > Save > I/O File...**



# Cadence / Encounter v 8.1 Signal Bumps Assignment

## Floorplan > Flip Chip > Assign Signal...


1. Select the IO signal in the list
2. Select the bump to be assigned
3. Click “Assign”. The selected bump become blue.



# Custom Scripts Enabling Routing on DBIs

Create pins under bumps:


```
exec ./ScriptsBDI/makePhysical_Pins.sed Design_pins_bumps.io makePhyPins.do
```



Placing logical pins on bumps (DBIs), and extract their location.


Generating physical pins under bumps:

```
source makePhyPins.do  
setBumpFixed -allBumps
```




Generating Physical pins from these locations.  
They can now be used as terminals for routing.


# Automatic P & R Design Flow (From Floor-Plan to Routed Design)



- DBIs Placement
- TSVs Placement
- Obstructions on TSVs




- Std cells Placement
- Clock Tree Synthesis



- Filler Cells Placement

- Clock routing
- Final routing



# Clock and all nets routing is enabled on M1-M5

**⚠ The M6 layer must not be used during routing. This layer is reserved for DBI.**

## ➤ Routing Clock Nets

**Route > NanoRoute > Route...**

Switch **Selected Nets Only** in the *Routing Control* panel.

In the **Attribute** Menu, select :


Net Type : **Clock Nets**

Avoid Detour: **True**

(this allows to route the clock nets as straight as possible)

Use the “Mode setup” panel to switch the different options (for example, define the bottom/top routing layer).

Click OK to run Nanoroute.




# Access to the Design-Rules and the Design Platform



**Customer Request**

**NDA Edition**



**Signed NDA reception**

<http://cmp.imag.fr>

Request to access from CMP Web page or by E-mail to :

**cmp@imag.fr**

The user receive by E-mail the NDA + ARM library Addendum.

The user sign and return by post 2 original signed copies

CMP forward to Tezzaron the NDAs.

When Tezzaron is OK, they counter-sign and return one copy to CMP.

CMP return the copy to the user and give the access to the DRM and Design-Platform.

**Foundry's Agreement**

**Yes**

**Design kit  
&  
Design Rules access**

# Users having access to the Design Platform

CPPM, Marseille  
IPHC, Strasbourg  
LAL, Orsay  
LPNHE, Paris  
IRFU, CEA Saclay  
LAPP, Annecy-Le-Vieux \*  
ENSTA PARISTECH, Paris \*  
ISEA, Toulouse

France

Tezzaron Semiconductor, [USA](#)

FermiLab, [USA](#)

North Carolina State University, [USA](#)

MOSIS, [USA](#)

CMC Microsystems, [Canada](#)

INFN, Roma  
INFN, Pavia  
INFN, Pisa  
University of Bologna \*  
University of Perugia

Italy

University of Sherbrooke, [Canada](#)

+ Other centers supported by MOSIS and CMC  
Not listed here.

University of Bonn, [Germany](#)

University of Barcelona, [Spain](#)  
IMSE-CNM-CSIC, Sevilla, [Spain](#)

University of Turku, [Finland](#)

Acro AB, Norrköping, [Sweden](#)

Norwegian University, Trondheim, [Norway](#)

New Users

**More than 19 Users in Europe**

# Conclusion

- A very collaborative work has been achieved and still ongoing between the parties  
CMC, CMP, MOSIS, FermiLab, Tezzaron, HEP Labs, NCSU.  
  
A Design Platform resulted from the collaboration.  
(Industrial CAD vendors just starting addressing the features)
  
- First MPW run deadline : May 31<sup>st</sup>, 2011
  
- The community is awaiting for new CAD tools dedicated to 3D-IC Integration :
  - + 3D-IC Partitioning : both at the system level and the floor-planning level.
  - + Sign-off tools for 3D-IC Integration : (3D-DRC, 3D-LVS, 3D-Extraction)